Sciweavers

71 search results - page 11 / 15
» Power ground supply network optimization for power-gating
Sort
View
COMSUR
2011
221views Hardware» more  COMSUR 2011»
12 years 6 months ago
Computational Intelligence in Wireless Sensor Networks: A Survey
—Wireless sensor networks (WSNs) are networks of distributed autonomous devices that can sense or monitor physical or environmental conditions cooperatively. WSNs face many chall...
Raghavendra V. Kulkarni, A. Forster, Ganesh K. Ven...
GLVLSI
2007
IEEE
134views VLSI» more  GLVLSI 2007»
14 years 1 months ago
Sleep transistor distribution in row-based MTCMOS designs
- The Multi-Threshold CMOS (MTCMOS) technology has become a popular technique for standby power reduction. This technology utilizes high-Vth sleep transistors to reduce subthreshol...
Chanseok Hwang, Peng Rong, Massoud Pedram
ASPDAC
2007
ACM
88views Hardware» more  ASPDAC 2007»
13 years 10 months ago
Voltage Island Generation under Performance Requirement for SoC Designs
Using multiple supply voltages on a SoC design is an efficient way to achieve low power. However, it may lead to a complex power network and a huge number of level shifters if we j...
Wai-Kei Mak, Jr-Wei Chen
JNW
2008
164views more  JNW 2008»
13 years 6 months ago
Improving Multi-Agent Based Resource Coordination in Peer-to-Peer Networks
The distributed nature of peer-to-peer networks offers a solid ground for the deployment of environments where multiple agents, managing several resources, can cooperate in pursuin...
António Luis Lopes, Luís Miguel Bote...
ASPDAC
2005
ACM
127views Hardware» more  ASPDAC 2005»
14 years 8 days ago
Clock network minimization methodology based on incremental placement
: In ultra-deep submicron VLSI circuits, clock network is a major source of power consumption and power supply noise. Therefore, it is very important to minimize clock network size...
Liang Huang, Yici Cai, Qiang Zhou, Xianlong Hong, ...