Sciweavers

732 search results - page 78 / 147
» Power minimization using control generated clocks
Sort
View
GVD
2009
191views Database» more  GVD 2009»
13 years 6 months ago
Query Processing on Multi-Core Architectures
The upcoming generation of computer hardware poses several new challenges for database developers and engineers. Software in general and database management systems (DBMSs) in par...
Frank Huber, Johann Christoph Freytag
ERSA
2008
145views Hardware» more  ERSA 2008»
13 years 10 months ago
Multicore Devices: A New Generation of Reconfigurable Architectures
For two decades, reconfigurable computing systems have provided an attractive alternative to fixed hardware solutions. Reconfigurable computing systems have demonstrated the low c...
Steven A. Guccione
IPPS
2006
IEEE
14 years 2 months ago
Analysis of checksum-based execution schemes for pipelined processors
The performance requirements for contemporary microprocessors are increasing as rapidly as their number of applications grows. By accelerating the clock, performance can be gained...
Bernhard Fechner
CORR
2010
Springer
155views Education» more  CORR 2010»
13 years 7 months ago
A QoS Provisioning Recurrent Neural Network based Call Admission Control for beyond 3G Networks
The Call admission control (CAC) is one of the Radio Resource Management (RRM) techniques that plays influential role in ensuring the desired Quality of Service (QoS) to the users...
H. S. Ramesh Babu, Gowrishankar, P. S. Satyanaraya...
CDC
2010
IEEE
147views Control Systems» more  CDC 2010»
13 years 12 days ago
Partial pole placement with minimum norm controller
— The problem of placing an arbitrary subset (m) of the (n) closed loop eigenvalues of a nth order continuous time single input linear time invariant(LTI) system, using full stat...
Subashish Datta, Balarko Chaudhuri, Debraj Chakrab...