Sciweavers

52 search results - page 3 / 11
» Power-Aware Testing and Test Strategies for Low Power Device...
Sort
View
JCP
2006
92views more  JCP 2006»
13 years 7 months ago
A Novel Pulse Echo Correlation Tool for Transmission Path Testing and Fault Diagnosis
Abstract-- In this paper a novel pulse sequence testing methodology is presented [22] as an alternative to Time Domain Reflectometry (TDR) for transmission line health condition mo...
David M. Horan, Richard A. Guinee
DT
2006
109views more  DT 2006»
13 years 7 months ago
Test Consideration for Nanometer-Scale CMOS Circuits
The ITRS (International Technology Roadmap for Semiconductors) predicts aggressive scaling down of device size, transistor threshold voltage and oxide thickness to meet growing de...
Kaushik Roy, T. M. Mak, Kwang-Ting (Tim) Cheng
JNW
2008
87views more  JNW 2008»
13 years 7 months ago
Multi-target Data Aggregation and Tracking in Wireless Sensor Networks
This paper presents the results of a study on the effects of data aggregation for multi-target tracking in wireless sensor networks. Wireless sensor networks are normally limited i...
Maarten Ditzel, Caspar Lageweg, Johan Janssen, Arn...
ISCAS
2003
IEEE
156views Hardware» more  ISCAS 2003»
14 years 22 days ago
GNOMES: a testbed for low power heterogeneous wireless sensor networks
Continuing trends in sensor, semiconductor and communication systems technology (smaller, faster, cheaper) make feasible very dense networks of fixed and mobile wireless devices ...
Erik Welsh, Walt Fish, J. Patrick Frantz
DATE
2008
IEEE
112views Hardware» more  DATE 2008»
14 years 1 months ago
An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers
Low-Cost test methodologies for Systems-on-Chip are increasingly popular. They dictate which features have to be included on-chip and which test procedures have to be adopted in o...
Paolo Bernardi, Matteo Sonza Reorda