Sciweavers

26 search results - page 4 / 6
» Power-Saving Scheduling for Weakly Dynamic Voltage Scaling D...
Sort
View
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
14 years 26 days ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...
DAC
2009
ACM
14 years 8 months ago
Enabling adaptability through elastic clocks
Power and performance benefits of scaling are lost to worst case margins as uncertainty of device characteristics is increasing. Adaptive techniques can dynamically adjust the mar...
Emre Tuncer, Jordi Cortadella, Luciano Lavagno
ECRTS
2010
IEEE
13 years 8 months ago
Minimizing Multi-resource Energy for Real-Time Systems with Discrete Operation Modes
Energy conservation is an important issue in the design of embedded systems. Dynamic Voltage Scaling (DVS) and Dynamic Power Management (DPM) are two widely used techniques for sav...
Fanxin Kong, Yiqun Wang, Qingxu Deng, Wang Yi
DSRT
2008
IEEE
14 years 2 months ago
Simulating the Potential Savings of Implicit Energy Management on a City Scale
According to statistics and future prospects in the next few years world-wide energy consumption will increase significantly. Therefore not only more energy efficient technologi...
Doris Zachhuber, Jakob Doppler, Alois Ferscha, Cor...
DAC
2005
ACM
14 years 8 months ago
System-level energy-efficient dynamic task scheduling
Dynamic voltage scaling (DVS) is a well-known low power design technique that reduces the processor energy by slowing down the DVS processor and stretching the task execution time...
Jianli Zhuo, Chaitali Chakrabarti