Sciweavers

426 search results - page 40 / 86
» Power-Sensitive Multithreaded Architecture
Sort
View
MICRO
2005
IEEE
108views Hardware» more  MICRO 2005»
14 years 2 months ago
How to Fake 1000 Registers
Large numbers of logical registers can improve performance by allowing fast access to multiple subroutine contexts (register windows) and multiple thread contexts (multithreading)...
David W. Oehmke, Nathan L. Binkert, Trevor N. Mudg...
SIGADA
1999
Springer
14 years 29 days ago
Building Tcl-Tk GUIs for HRT-HOOD systems
This work explores Tcl-Tk 8.0 as a tool to easily build script based GUIs for Ada95 realtime systems. Tcl-Tk 8.0 is a library that makes graphic programming easier, but it suffers...
Juan Carlos Díaz Martín, Isidro Iral...
CCS
2008
ACM
13 years 10 months ago
Enforcing authorization policies using transactional memory introspection
Correct enforcement of authorization policies is a difficult task, especially for multi-threaded software. Even in carefully-reviewed code, unauthorized access may be possible in ...
Arnar Birgisson, Mohan Dhawan, Úlfar Erling...
SIGARCH
2010
89views more  SIGARCH 2010»
13 years 3 months ago
Efficient reconfigurable design for pricing asian options
Arithmetic Asian options are financial derivatives which have the feature of path-dependency: they depend on the entire price path of the underlying asset, rather than just the in...
Anson H. T. Tse, David B. Thomas, Kuen Hung Tsoi, ...
CAV
2012
Springer
265views Hardware» more  CAV 2012»
11 years 11 months ago
An Axiomatic Memory Model for POWER Multiprocessors
The growing complexity of hardware optimizations employed by multiprocessors leads to subtle distinctions among allowed and disallowed behaviors, posing challenges in specifying th...
Sela Mador-Haim, Luc Maranget, Susmit Sarkar, Kayv...