Sciweavers

105 search results - page 17 / 21
» Predictive Runtime Code Scheduling for Heterogeneous Archite...
Sort
View
ESM
1998
13 years 11 months ago
Developing Interest Management Techniques in Distributed Interactive Simulation Using Java
Bandwidth consumption in distributed real-time simulation, or networked real-time simulation, is a major problem as the number of participants and the sophistication of joint simu...
Jon Saville, Simon J. E. Taylor
LCTRTS
2007
Springer
14 years 3 months ago
Tetris: a new register pressure control technique for VLIW processors
The run-time performance of VLIW (very long instruction word) microprocessors depends heavily on the effectiveness of its associated optimizing compiler. Typical VLIW compiler pha...
Weifeng Xu, Russell Tessier
DSN
2003
IEEE
14 years 3 months ago
Integrating Recovery Strategies into a Primary Substation Automation System
The DepAuDE architecture provides middleware to integrate fault tolerance support into distributed embedded automation applications. It allows error recovery to be expressed in te...
Geert Deconinck, Vincenzo De Florio, Ronnie Belman...
PPOPP
2009
ACM
14 years 10 months ago
Mapping parallelism to multi-cores: a machine learning based approach
The efficient mapping of program parallelism to multi-core processors is highly dependent on the underlying architecture. This paper proposes a portable and automatic compiler-bas...
Zheng Wang, Michael F. P. O'Boyle
LCTRTS
2009
Springer
14 years 4 months ago
A compiler optimization to reduce soft errors in register files
Register file (RF) is extremely vulnerable to soft errors, and traditional redundancy based schemes to protect the RF are prohibitive not only because RF is often in the timing c...
Jongeun Lee, Aviral Shrivastava