Sciweavers

6819 search results - page 1260 / 1364
» Process Reuse Architecture
Sort
View
ECRTS
2009
IEEE
13 years 8 months ago
On the Design and Implementation of a Cache-Aware Multicore Real-Time Scheduler
Multicore architectures, which have multiple processing units on a single chip, have been adopted by most chip manufacturers. Most such chips contain on-chip caches that are share...
John M. Calandrino, James H. Anderson
GI
2009
Springer
13 years 7 months ago
A web service based approach for integrating statistics tools into an information system for experiment data
: Data management in the life sciences has evolved from simple storage of data to complex information systems providing additional functionalities like analysis and visualization c...
Dennis Heimann, Jens Nieschulze, Birgitta Kön...
HIPC
2009
Springer
13 years 7 months ago
A performance prediction model for the CUDA GPGPU platform
The significant growth in computational power of modern Graphics Processing Units(GPUs) coupled with the advent of general purpose programming environments like NVIDA's CUDA,...
Kishore Kothapalli, Rishabh Mukherjee, M. Suhail R...
HIPC
2009
Springer
13 years 7 months ago
Optimizing the use of GPU memory in applications with large data sets
Abstract--With General Purpose programmable GPUs becoming more and more popular, automated tools are needed to bridge the gap between achievable performance from highly parallel ar...
Nadathur Satish, Narayanan Sundaram, Kurt Keutzer
ICDE
2009
IEEE
138views Database» more  ICDE 2009»
13 years 7 months ago
Similarity Group-By
The identification and processing of similarities in the data play a key role in multiple application scenarios. Several types of similarity-aware operations have been studied in ...
Yasin N. Silva, Walid G. Aref, Mohamed H. Ali
« Prev « First page 1260 / 1364 Last » Next »