Sciweavers

6819 search results - page 1304 / 1364
» Process Reuse Architecture
Sort
View
ICPP
2009
IEEE
14 years 2 months ago
Accelerating Checkpoint Operation by Node-Level Write Aggregation on Multicore Systems
—Clusters and applications continue to grow in size while their mean time between failure (MTBF) is getting smaller. Checkpoint/Restart is becoming increasingly important for lar...
Xiangyong Ouyang, Karthik Gopalakrishnan, Dhabales...
ICSEA
2009
IEEE
14 years 2 months ago
Ontology Driven E-Government
: This paper presents an approach to model ontologies for the e-Government domain as a basis for an integrated e-Government environment. Over the last couple of years the applicati...
Peter Salhofer, Bernd Stadlhofer, Gerald Tretter
IDEAS
2009
IEEE
111views Database» more  IDEAS 2009»
14 years 2 months ago
Semantics of a runtime adaptable transaction manager
Database Management Systems (DBMSs) that can be tailored to specific requirements offer the potential to improve reliability and maintainability and simultaneously the ability t...
Florian Irmert, Frank Lauterwald, Christoph P. Neu...
MICRO
2009
IEEE
113views Hardware» more  MICRO 2009»
14 years 2 months ago
The BubbleWrap many-core: popping cores for sequential acceleration
Many-core scaling now faces a power wall. The gap between the number of cores that fit on a die and the number that can operate simultaneously under the power budget is rapidly i...
Ulya R. Karpuzcu, Brian Greskamp, Josep Torrellas
MICRO
2009
IEEE
168views Hardware» more  MICRO 2009»
14 years 2 months ago
Ordering decoupled metadata accesses in multiprocessors
Hardware support for dynamic analysis can minimize the performance overhead of useful applications such as security checks, debugging, and profiling. To eliminate implementation ...
Hari Kannan
« Prev « First page 1304 / 1364 Last » Next »