Sciweavers

6819 search results - page 8 / 1364
» Process Reuse Architecture
Sort
View
CF
2007
ACM
13 years 11 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
DATE
2004
IEEE
119views Hardware» more  DATE 2004»
13 years 11 months ago
Configuration-Sensitive Process Scheduling for FPGA-Based Computing Platforms
Reconfigurable computing has become an important part of research in software systems and computer architecture. While prior research on reconfigurable computing have addressed ar...
Guilin Chen, Mahmut T. Kandemir, Ugur Sezer
KIC
2000
13 years 8 months ago
Document-based Design Process Knowledge Management for Knowledge Intensive Engineering
: In this paper, we propose a fundamental idea of a new CAD architecture to facilitate design knowledge management. This architecture is useful to develop an advanced design suppor...
Yutaka Nomaguchi, Masaharu Yoshioka, Tetsuo Tomiya...
PROFES
2001
Springer
13 years 12 months ago
Improving Knowledge Management in Software Reuse Process
We demonstrate the need for reuse in today's software development organisations in the light of widely accepted literature. Based on this need, we introduce the reuse processe...
Timo Kucza, Minna Nättinen, Päivi Parvia...
ICSE
1997
IEEE-ACM
13 years 11 months ago
Reuse of Off-the-Shelf Components in C2-Style Architectures
-- Reuse of large-grain software components offers the potential for significant savings in application development cost and time. Successful component reuse and substitutability ...
Nenad Medvidovic, Peyman Oreizy, Richard N. Taylor