2700 search results - page 127 / 540 » Processor Architectures for Ontogenesis |
104
click to vote
FPL
2005
Springer
15 years 10 months ago
2005
Springer
This paper describes novel data-path architecture for FPGA-based multimedia processors. The proposed circuit can adapt itself at run-time to different operations and data wordleng...
129
click to vote
WADS
2005
Springer
15 years 10 months ago
2005
Springer
Abstract. We give processor-allocation algorithms for grid architectures, where the objective is to select processors from a set of available processors to minimize the average num...
128
click to vote
DATE
2003
IEEE
15 years 9 months ago
2003
IEEE
In this paper we present an hardware implementation of the RSA algorithm for public-key cryptography. The RSA algorithm consists in the computation of modular exponentials on larg...
124
click to vote
ISCAS
2003
IEEE
15 years 9 months ago
2003
IEEE
In this paper, we use a digital signal processor (DSP) to implement a real-time H.263+ codec. We use fast algorithms to reduce the codec computational complexity. Furthermore, the...
120
click to vote
SBACPAD
2003
IEEE
15 years 9 months ago
2003
IEEE
Trace reuse improves the performance of processors by skipping the execution of sequences of redundant instructions. However, many reusable traces do not have all of their inputs ...