Sciweavers

2700 search results - page 66 / 540
» Processor Architectures for Ontogenesis
Sort
View
HPCA
2003
IEEE
16 years 4 months ago
Exploring the VLSI Scalability of Stream Processors
Stream processors are high-performance programmable processors optimized to run media applications. Recent work has shown these processors to be more area- and energy-efficient th...
Brucek Khailany, William J. Dally, Scott Rixner, U...
DAC
2009
ACM
15 years 8 months ago
Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study
This work discusses a 1024-point, memory-on-logic 3DIC FFT processor for synthetic aperture radar (SAR), sent to
Thorlindur Thorolfsson, Kiran Gonsalves, Paul D. F...
HPCA
2003
IEEE
16 years 4 months ago
A Statistically Rigorous Approach for Improving Simulation Methodology
Due to cost, time, and flexibility constraints, simulators are often used to explore the design space when developing a new processor architecture, as well as when evaluating the ...
Joshua J. Yi, David J. Lilja, Douglas M. Hawkins
CNSR
2008
IEEE
140views Communications» more  CNSR 2008»
15 years 10 months ago
An Approach for Optimal Bandwidth Allocation in Packet Processing Systems
The increasing demand for more bandwidth and the increased application variety fuel the need for high performance network processors. A simple but highly repetitive task performed...
Mahmood Ahmadi, Stephan Wong
VLSID
2008
IEEE
166views VLSI» more  VLSID 2008»
16 years 4 months ago
Exploring the Processor and ISA Design for Wireless Sensor Network Applications
Power consumption, physical size, and architecture design of sensor node processors have been the focus of sensor network research in the architecture community. What lies at the ...
Shashidhar Mysore, Banit Agrawal, Frederic T. Chon...