Sciweavers

558 search results - page 98 / 112
» Programming the FlexRAM parallel intelligent memory system
Sort
View
AAAI
1990
13 years 8 months ago
The Design of a Marker Passing Architecture for Knowledge Processing
Knowledge processing is very demanding on computer architectures. Knowledge processing generates subcomputation paths at an exponential rate. It is memory intensive and has high c...
Wing Lee, Dan I. Moldovan
HPCA
1996
IEEE
13 years 11 months ago
A Comparison of Entry Consistency and Lazy Release Consistency Implementations
This paper compares several implementations of entry consistency (EC) and lazy release consistency (LRC), two relaxed memory models in use with software distributed shared memory ...
Sarita V. Adve, Alan L. Cox, Sandhya Dwarkadas, Ra...
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
14 years 29 days ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
IPPS
2006
IEEE
14 years 1 months ago
A performance model for fine-grain accesses in UPC
UPC’s implicit communication and fine-grain programming style make application performance modeling a challenging task. The correspondence between remote references and communi...
Zhang Zhang, S. R. Seidel
CLUSTER
2005
IEEE
14 years 1 months ago
Implementation and Performance of Portals 3.3 on the Cray XT3
The Portals data movement interface was developed at Sandia National Laboratories in collaboration with the University of New Mexico over the last ten years. Portals is intended t...
Ron Brightwell, Trammell Hudson, Kevin T. Pedretti...