Sciweavers

403 search results - page 75 / 81
» Rationale and Design of BULK
Sort
View
MICRO
2008
IEEE
118views Hardware» more  MICRO 2008»
14 years 4 months ago
Notary: Hardware techniques to enhance signatures
Hardware signatures have been recently proposed as an efficient mechanism to detect conflicts amongst concurrently running transactions in transactional memory systems (e.g., Bulk...
Luke Yen, Stark C. Draper, Mark D. Hill
INFOCOM
2006
IEEE
14 years 3 months ago
Flow Control Over Wireless Network and Application Layer Implementation
— Flow control, including congestion control for data transmission, and rate control for multimedia streaming, is an important issue in information transmission in both wireline ...
Minghua Chen, Avideh Zakhor
CF
2010
ACM
14 years 2 months ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
HPCA
1998
IEEE
14 years 1 months ago
The Effectiveness of SRAM Network Caches in Clustered DSMs
The frequency of accesses to remote data is a key factor affecting the performance of all Distributed Shared Memory (DSM) systems. Remote data caching is one of the most effective...
Adrian Moga, Michel Dubois
IPPS
1998
IEEE
14 years 1 months ago
Runtime Support for Virtual BSP Computer
Abstract. Several computing environments including wide area networks and nondedicated networks of workstations are characterized by frequent unavailability of the participating ma...
Mohan V. Nibhanupudi, Boleslaw K. Szymanski