Sciweavers

551 search results - page 44 / 111
» Realizability of Real-Time Logics
Sort
View
SPIN
2000
Springer
15 years 9 months ago
The Temporal Rover and the ATG Rover
The Temporal Rover is a specification based verification tool for applications written in C, C++, Java, Verilog and VHDL. The tool combines formal specification, using Linear-Time ...
Doron Drusinsky
LICS
1992
IEEE
15 years 10 months ago
Compiler Verification in LF
We sketch a methodology for the verification of compiler correctness based on the LF Logical Framework as realized within the Elf programming language. We have applied this techni...
John Hannan, Frank Pfenning
DLOG
2003
15 years 7 months ago
Comparing Natural Language Documents: a DL Based Approach
We propose a method to compare semantically two natural language texts. The process is realized in two steps, the first translates the texts into description logics terminologies...
Naouel Karam, Michel Schneider
DLOG
2003
15 years 7 months ago
Status Report on Description Logics related Project in Korea
In this short position paper, the project of building intelligent business information infrastructure using semantic web, ontology, description logics, and other related knowledge...
Shinyoung Lim
DATE
2003
IEEE
86views Hardware» more  DATE 2003»
15 years 11 months ago
PLFire: A Visualization Tool for Asynchronous Phased Logic Designs
We present a visualization tool called PLFire, which allows a user to observe the behavior of a Phased Logic (PL) circuit. Phased logic is a technique for realizing self-timed cir...
Kenneth Fazel, Mitchell A. Thornton, Robert B. Ree...