Sciweavers

551 search results - page 85 / 111
» Realizability of Real-Time Logics
Sort
View
ASAP
2007
IEEE
150views Hardware» more  ASAP 2007»
13 years 11 months ago
Customizing Reconfigurable On-Chip Crossbar Scheduler
We present a design of a customized crossbar scheduler for on-chip networks. The proposed scheduler arbitrates on-demand interconnects, where physical topologies are identical to ...
Jae Young Hur, Todor Stefanov, Stephan Wong, Stama...
ECTEL
2006
Springer
13 years 11 months ago
Multimedia Authoring for CoPs
One way of providing technological support for CoPs is to help participants to produce, structure and share information. As this information becomes more and more multimedia in nat...
Romain Deltour, Agnès Guerraz, Cécil...
AAAI
2010
13 years 8 months ago
Soundness Preserving Approximation for TBox Reasoning
Large scale ontology applications require efficient and robust description logic (DL) reasoning services. Expressive DLs usually have very high worst case complexity while tractab...
Yuan Ren, Jeff Z. Pan, Yuting Zhao
ACST
2006
13 years 8 months ago
A combinatorial group testing method for FPGA fault location
Adaptive fault isolation methods based on discrepancyenabled pairwise comparisons are developed for reconfigurable logic devices. By observing the discrepancy characteristics of m...
Carthik A. Sharma, Ronald F. DeMara
WSC
1998
13 years 8 months ago
Modeling a Controlled Conveyor Network with Merging Configuration
Simulation with Arena is used to analyze a controlled conveyor network with merging configuration (CNMC). We use simulation to realize the logic in a queueingtheoretic model (QTM)...
Gary Gang Jing, W. David Kelton, José C. Ar...