Sciweavers

272 search results - page 40 / 55
» Realizing the performance potential of the virtual interface...
Sort
View
CHES
2007
Springer
118views Cryptology» more  CHES 2007»
14 years 21 days ago
AES Encryption Implementation and Analysis on Commodity Graphics Processing Units
Graphics Processing Units (GPUs) present large potential performance gains within stream processing applications over the standard CPU. These performance gains are best realised wh...
Owen Harrison, John Waldron
PADS
2003
ACM
14 years 2 months ago
Scalable RTI-Based Parallel Simulation of Networks
Federated simulation interfaces such as the High Level Architecture (HLA) were designed for interoperability, and as such are not traditionally associated with highperformance com...
Kalyan S. Perumalla, Alfred Park, Richard M. Fujim...
ISCAS
2003
IEEE
147views Hardware» more  ISCAS 2003»
14 years 2 months ago
Parameterized and low power DSP core for embedded systems
Conventional ASIC designs are hard to be customized. Therefore DSP core-based ASIC design has potentially large payoff. This approach not only supports improved performance but al...
Ya-Lan Tsao, Ming Hsuan Tan, Jun-Xian Teng, Shyh-J...
DAC
1997
ACM
14 years 27 days ago
Electronic Component Information Exchange (ECIX)
A number of industry trends are shaping the requirements for IC and electronic equipment design. The density and complexity of circuit technologies have increased to a point where...
Donald R. Cottrell
ACSC
2006
IEEE
14 years 2 months ago
Human visual perception of region warping distortions
Interactive virtual reality requires at least 60 frames per second in order to ensure smooth motion. For a good immersive experience, it is also necessary to have low end-to-end l...
Yang-Wai Chow, Ronald Pose, Matthew Regan, James P...