Sciweavers

174 search results - page 18 / 35
» Reclocking for high-level synthesis
Sort
View
DATE
2009
IEEE
176views Hardware» more  DATE 2009»
14 years 2 months ago
Automated synthesis of streaming C applications to process networks in hardware
Abstract—The demand for embedded computing power is continuously increasing and FPGAs are becoming very interesting computing platforms, as they provide huge amounts of customiza...
Sven van Haastregt, Bart Kienhuis
FDL
2005
IEEE
14 years 1 months ago
Hardware Synthesis of Parallel Machines from SystemC
Heterogeneous system specifications implicitly assume parallel execution of their components that rely on supporting platform architectures and operating systems. Unfortunately, c...
Antoni Portero, Lluis Ribas, Jordi Carrabina
IJCAT
2010
77views more  IJCAT 2010»
13 years 6 months ago
Synthesis of cartoon fire based on hand-drawn samples
: In this paper we present an approach for synthesising and editing cartoon fire series based on hand-drawn samples. Our approach first extracts outlines of hand-drawn cartoon fire...
Yi Gu, Jinhui Yu, Ren Peng
ICLP
2009
Springer
14 years 8 months ago
Generative Modeling by PRISM
PRISM is a probabilistic extension of Prolog. It is a high level language for probabilistic modeling capable of learning statistical parameters from observed data. After reviewing ...
Taisuke Sato
FCCM
2011
IEEE
241views VLSI» more  FCCM 2011»
12 years 11 months ago
Multilevel Granularity Parallelism Synthesis on FPGAs
— Recent progress in High-Level Synthesis (HLS) es has helped raise the abstraction level of FPGA programming. However implementation and performance evaluation of the HLS-genera...
Alexandros Papakonstantinou, Yun Liang, John A. St...