Sciweavers

6666 search results - page 13 / 1334
» Reconfigurable Computing for High Performance Networking App...
Sort
View
FPGA
2000
ACM
122views FPGA» more  FPGA 2000»
14 years 17 days ago
A reconfigurable multi-function computing cache architecture
A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially...
Huesung Kim, Arun K. Somani, Akhilesh Tyagi
SC
2005
ACM
14 years 2 months ago
On the Feasibility of Optical Circuit Switching for High Performance Computing Systems
The interconnect plays a key role in both the cost and performance of large-scale HPC systems. The cost of future high-bandwidth electronic interconnects is expected to increase d...
Kevin J. Barker, Alan F. Benner, Raymond R. Hoare,...
CF
2004
ACM
14 years 2 months ago
MaRS: a macro-pipelined reconfigurable system
We introduce MaRS, a reconfigurable, parallel computing engine with special emphasis on scalability, lending itself to the computation-/data-intensive multimedia data processing a...
Nozar Tabrizi, Nader Bagherzadeh, Amir Hosein Kama...
SC
2000
ACM
14 years 1 months ago
The Failure of TCP in High-Performance Computational Grids
Distributed computational grids depend on TCP to ensure reliable end-to-end communication between nodes across the wide-area network (WAN). Unfortunately, TCP performance can be a...
Wu-chun Feng, Peerapol Tinnakornsrisuphap
HPDC
1997
IEEE
14 years 1 months ago
A Secure Communications Infrastructure for High-Performance Distributed Computing
We describe a software infrastructure designed to support the development of applications that use high-speed networks to connect geographically distributed supercomputers, databa...
Ian T. Foster, Nicholas T. Karonis, Carl Kesselman...