Sciweavers

466 search results - page 56 / 94
» Reduce, reuse
Sort
View
FCCM
2005
IEEE
107views VLSI» more  FCCM 2005»
14 years 2 months ago
Simplifying the Integration of Processing Elements in Computing Systems Using a Programmable Controller
As technology sizes decrease and die area increases, designers are creating increasingly complex computing systems using FPGAs. To reduce design time for new products, the reuse o...
Lesley Shannon, Paul Chow
GLVLSI
2005
IEEE
122views VLSI» more  GLVLSI 2005»
14 years 2 months ago
Thermal aware cell-based full-chip electromigration reliability analysis
A hierarchical scheme with cells and modules is crucial for managing design complexity during a large integrated circuit design. We present a methodology for thermal aware cell-ba...
Syed M. Alam, Donald E. Troxel, Carl V. Thompson
GLOBECOM
2007
IEEE
14 years 3 months ago
Design of High Throughput Scheduled Mesh Networks: A Case for Directional Antennas
Abstract— Scheduled wireless mesh networks (WMNs) represent an important paradigm in the development of high speed wireless access networks. As a consequence of [1], it can be sh...
Skanda N. Muthaiah, Aravind Iyer, Aditya Karnik, C...
IPPS
2000
IEEE
14 years 1 months ago
Ordering Unstructured Meshes for Sparse Matrix Computations on Leading Parallel Systems
Abstract. Computer simulations of realistic applications usually require solving a set of non-linear partial di erential equations PDEs over a nite region. The process of obtaini...
Leonid Oliker, Xiaoye S. Li, Gerd Heber, Rupak Bis...
COMPSAC
2004
IEEE
14 years 12 days ago
A Development Framework for Rapid Meta-Heuristics Hybridization
While meta-heuristics are effective for solving large-scale combinatorial optimization problems, they result from time-consuming trial-and-error algorithm design tailored to speci...
Hoong Chuin Lau, Wee Chong Wan, Min Kwang Lim, Ste...