60 search results - page 6 / 12 » Reducing DRAM Latencies with an Integrated Memory Hierarchy ... |
HOTOS
2009
IEEE
13 years 10 months ago
2009
IEEE
Flash memory is the largest change to storage in recent history. To date, most research has focused on integrating flash as persistent storage in file systems, with little emphasi...
TON
2008
13 years 6 months ago
2008
-- Internet routers and Ethernet switches contain packet buffers to hold packets during times of congestion. Packet buffers are at the heart of every packet switch and router, whic...
CF
2005
ACM
13 years 8 months ago
2005
ACM
Modern microprocessor designs continue to obtain impressive performance gains through increasing clock rates and advances in the parallelism obtained via micro-architecture design...
ISCA
2010
IEEE
13 years 11 months ago
2010
IEEE
SIMD organizations amortize the area and power of fetch, decode, and issue logic across multiple processing units in order to maximize throughput for a given area and power budget...
ISCA
1996
IEEE
13 years 11 months ago
1996
IEEE
Current high performance computer systems use complex, large superscalar CPUs that interface to the main memory through a hierarchy of caches and interconnect systems. These CPU-c...