Sciweavers

339 search results - page 36 / 68
» Reducing Memory Ordering Overheads in Software Transactional...
Sort
View
DATE
2008
IEEE
165views Hardware» more  DATE 2008»
14 years 3 months ago
Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems
Modern embedded CPU systems rely on a growing number of software features, but this growth increases the memory footprint and increases the need for efficient instruction and data...
Ken W. Batcher, Robert A. Walker
WISTP
2010
Springer
13 years 6 months ago
Efficient and Effective Buffer Overflow Protection on ARM Processors
Although many countermeasures have been developed for desktop and server environments, buffer overflows still pose a big threat. The same approach can be used to target mobile devi...
Raoul Strackx, Yves Younan, Pieter Philippaerts, F...
VLSISP
2008
100views more  VLSISP 2008»
13 years 8 months ago
Memory-constrained Block Processing for DSP Software Optimization
Digital signal processing (DSP) applications involve processing long streams of input data. It is important to take into account this form of processing when implementing embedded ...
Ming-Yung Ko, Chung-Ching Shen, Shuvra S. Bhattach...
OSDI
2008
ACM
14 years 9 months ago
Gadara: Dynamic Deadlock Avoidance for Multithreaded Programs
Deadlock is an increasingly pressing concern as the multicore revolution forces parallel programming upon the average programmer. Existing approaches to deadlock impose onerous bu...
Manjunath Kudlur, Scott A. Mahlke, Stéphane...
CASES
2008
ACM
13 years 10 months ago
Reducing pressure in bounded DBT code caches
Dynamic binary translators (DBT) have recently attracted much attention for embedded systems. The effective implementation of DBT in these systems is challenging due to tight cons...
José Baiocchi, Bruce R. Childers, Jack W. D...