Sciweavers

293 search results - page 7 / 59
» Reducing Power with Performance Constraints for Parallel Spa...
Sort
View
ICPP
2005
IEEE
14 years 1 months ago
Peak Power Control for a QoS Capable On-Chip Network
In recent years integrating multiprocessors in a single chip is emerging for supporting various scientific and commercial applications, with diverse demands to the underlying on-c...
Yuho Jin, Eun Jung Kim, Ki Hwan Yum
WONS
2005
IEEE
14 years 1 months ago
Dynamic Power Management in Wireless Sensor Networks: An Application-Driven Approach
Energy is a limited resource in wireless sensor networks. In fact, the reduction of power consumption is crucial to increase the lifetime of low power sensor networks. Several app...
Rodrigo M. Passos, Claudionor José Nunes Co...
IPPS
2007
IEEE
14 years 1 months ago
Power-Aware Speedup
Power-aware processors operate in various power modes to reduce energy consumption with a corresponding decrease in peak processor throughput. Recent work has shown power-aware cl...
Rong Ge, Kirk W. Cameron
IEEEPACT
2008
IEEE
14 years 2 months ago
Mars: a MapReduce framework on graphics processors
We design and implement Mars, a MapReduce framework, on graphics processors (GPUs). MapReduce is a distributed programming framework originally proposed by Google for the ease of ...
Bingsheng He, Wenbin Fang, Qiong Luo, Naga K. Govi...
CODES
2001
IEEE
13 years 11 months ago
A constraint-based application model and scheduling techniques for power-aware systems
New embedded systems must be power-aware, not just low-power. That is, they must track their power sources and the changingpower and performance constraints imposed by the environ...
Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh, Fadi ...