Sciweavers

723 search results - page 51 / 145
» Reducing the complexity of the issue logic
Sort
View
IWSOC
2003
IEEE
132views Hardware» more  IWSOC 2003»
14 years 28 days ago
A Catalog of Hardware Acceleration Techniques for Real-Time Reconfigurable System on Chip
The new technology of reconfigurable System-on-Chip is shown to be a good match to the requirements of realtime embedded systems. In particular, the judicious use of specialised d...
Neil W. Bergmann, Peter Waldeck, John A. Williams
EURODAC
1995
IEEE
162views VHDL» more  EURODAC 1995»
13 years 11 months ago
ODE: output direct state machine encoding
A somewhat novel approach is presented for determining FSM state codes. Instead of producing an assignment designed to minimise the overall logic of the machine, all Moore outputs...
J. Forrest
IWSEC
2010
Springer
13 years 5 months ago
Efficient Secure Auction Protocols Based on the Boneh-Goh-Nissim Encryption
This paper presents efficient secure auction protocols for first price auction and second price auction. Previous auction protocols are based on a generally secure multi-party prot...
Takuho Mitsunaga, Yoshifumi Manabe, Tatsuaki Okamo...
WEBI
2009
Springer
14 years 2 months ago
Measuring Inconsistency in DL-Lite Ontologies
Abstract—Measuring Inconsistency in ontologies is an important topic in ontology engineering as it can provide extra information for dealing with inconsistency. Many approaches h...
Liping Zhou, Houkuan Huang, Guilin Qi, Yue Ma, Zhi...
WSC
2000
13 years 9 months ago
Abstract modeling for engineering and engagement level simulations
MODELING FOR ENGINEERING AND ENGAGEMENT LEVEL SIMULATIONS Robert M. McGraw Richard A. MacDonald RAM Laboratories, Inc. 6540 Lusk Boulevard, Suite C200 San Diego, CA 92121, U.S.A. ...
Robert M. McGraw, Richard A. MacDonald