Sciweavers

1017 search results - page 105 / 204
» Register computations on ordinals
Sort
View
ISWC
2000
IEEE
14 years 7 days ago
What Shall We Teach Our Pants?
If a wearable device can register what the wearer is currently doing, it can anticipate and adjust its behavior to avoid redundant interaction with the user. However, the relevanc...
Kristof Van Laerhoven, Ozan Cakmakci
ARITH
1999
IEEE
14 years 6 days ago
Floating-Point Unit in Standard Cell Design with 116 Bit Wide Dataflow
The floating-point unit of a S/390 CMOS microprocessor is described. It contains a 116 bit fraction dataflow for addition and subtraction and a 64 bit-wide multiplier. Besides the...
Guenter Gerwig, Michael Kroener
ICPPW
1999
IEEE
14 years 5 days ago
Multistage Ring Network: A New Multiple Ring Network for Large Scale Multiprocessors
We present a new multiple ring network for multiprocessors, called the Multistage Ring Network(MRN). The MRN has a 2-level hierarchy of register insertion rings, and its interconn...
Dongho Yoo, Inbum Jung, Seung Ryoul Maeng, Hyungla...
DSOM
1999
Springer
14 years 4 days ago
A Framework for the Integration of Legacy Devices into a Jini Management Federation
The administration of heterogeneous networks with many devices is a tedious and time-consuming task. Today’s approaches only provide static configuration files and make the add...
Gerd Aschemann, Svetlana Domnitcheva, Peer Hasselm...
DAC
1997
ACM
14 years 1 days ago
Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets
The paper presents an algorithm to determine the close-tosmallest possible data buffer sizes for arbitrary synchronous data flow (SDF) applications, such that we can guarantee the...
Marleen Adé, Rudy Lauwereins, J. A. Peperst...