Sciweavers

1017 search results - page 28 / 204
» Register computations on ordinals
Sort
View
CF
2005
ACM
13 years 9 months ago
Matrix register file and extended subwords: two techniques for embedded media processors
In this paper we employ two techniques suitable for embedded media processors. The first technique, extended subwords, uses four extra bits for every byte in a media register. Th...
Asadollah Shahbahrami, Ben H. H. Juurlink, Stamati...
FUIN
2006
97views more  FUIN 2006»
13 years 7 months ago
Interactive Systems with Registers and Voices
We present a model and a core programming language appropriate for modeling and programming interactive computing systems. The model consists of rv-systems (interactive systems wit...
Gheorghe Stefanescu
ICS
1995
Tsinghua U.
13 years 11 months ago
Optimum Modulo Schedules for Minimum Register Requirements
Modulo scheduling is an e cient technique for exploiting instruction level parallelism in a variety of loops, resulting in high performance code but increased register requirement...
Alexandre E. Eichenberger, Edward S. Davidson, San...
IEEEPACT
2003
IEEE
14 years 29 days ago
Reducing Datapath Energy through the Isolation of Short-Lived Operands
We present a technique for reducing the power dissipation in the course of writebacks and committments in a datapath that uses a dedicated architectural register file (ARF) to hol...
Dmitry Ponomarev, Gurhan Kucuk, Oguz Ergin, Kanad ...
EUC
2004
Springer
13 years 11 months ago
Efficient Scheduling for Design Exploration with Imprecise Latency and Register Constraints
In archiectural synthesis, scheduling and resource allocation are important steps. During the early stage of the design, imprecise information is unavoidable. Under the imprecise ...
Chantana Chantrapornchai, Wanlop Surakumpolthorn, ...