Sciweavers

128 search results - page 14 / 26
» Relationships between Test Suites, Faults, and Fault Detecti...
Sort
View
ITC
2003
IEEE
120views Hardware» more  ITC 2003»
14 years 19 days ago
High Quality ATPG for Delay Defects
: The paper presents a novel technique for generating effective vectors for delay defects. The test set achieves high path delay fault coverage to capture smalldistributed delay de...
Puneet Gupta, Michael S. Hsiao
FORTE
2000
13 years 8 months ago
On Test Derivation from Partial Specifications
The paper addresses the problem of test derivation from partially defined specifications. A specification is modeled by an Input/Output FSM such that transitions from some states ...
Alexandre Petrenko, Nina Yevtushenko
APSEC
2010
IEEE
13 years 2 months ago
Testing Inter-layer and Inter-task Interactions in RTES Applications
Abstract--Real-time embedded systems (RTESs) are becoming increasingly ubiquitous, controlling a wide variety of popular and safety-critical devices. Effective testing techniques c...
Ahyoung Sung, Witawas Srisa-an, Gregg Rothermel, T...
TAICPART
2010
IEEE
158views Education» more  TAICPART 2010»
13 years 5 months ago
Bad Pairs in Software Testing
Abstract. With pairwise testing, the test model is a list of N parameters. Each test case is an N-tuple; the test space is the cross product of the N parameters. A pairwise test is...
Daniel Hoffman, Chien Chang, Gary Bazdell, Brett S...
ASYNC
2000
IEEE
122views Hardware» more  ASYNC 2000»
13 years 11 months ago
DUDES: A Fault Abstraction and Collapsing Framework for Asynchronous Circuits
Fault Abstraction and Collapsing Framework for Asynchronous Circuits Philip P. Shirvani, Subhasish Mitra Center for Reliable Computing Stanford University Stanford, CA Jo C. Eberge...
Philip P. Shirvani, Subhasish Mitra, Jo C. Ebergen...