Sciweavers

1179 search results - page 72 / 236
» Relative Timing Based Verification of Timed Circuits and Sys...
Sort
View
DELTA
2002
IEEE
15 years 8 months ago
Multi-Level Fault Simulation of Digital Systems on Decision Diagrams
A new method for hierarchical fault simulation based on multi-level Decision Diagrams (DD) is proposed. We suppose that a register transfer (RT) level information along with gate-...
Raimund Ubar, Jaan Raik, Eero Ivask, Marina Brik
DAC
2005
ACM
15 years 5 months ago
Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits
Reliability of nanometer circuits is becoming a major concern in today’s VLSI chip design due to interferences from multiple noise sources as well as radiation-induced soft erro...
Chong Zhao, Yi Zhao, Sujit Dey
INFOVIS
2005
IEEE
15 years 9 months ago
Importance-Driven Visualization Layouts for Large Time Series Data
Time series are an important type of data with applications in virtually every aspect of the real world. Often a large number of time series have to be monitored and analyzed in p...
Ming C. Hao, Umeshwar Dayal, Daniel A. Keim, Tobia...
223
Voted
SIGMOD
2008
ACM
236views Database» more  SIGMOD 2008»
16 years 3 months ago
Approximate embedding-based subsequence matching of time series
A method for approximate subsequence matching is introduced, that significantly improves the efficiency of subsequence matching in large time series data sets under the dynamic ti...
Vassilis Athitsos, Panagiotis Papapetrou, Michalis...
130
Voted
ACL
2009
15 years 1 months ago
Jointly Identifying Temporal Relations with Markov Logic
Recent work on temporal relation identification has focused on three types of relations between events: temporal relations between an event and a time expression, between a pair o...
Katsumasa Yoshikawa, Sebastian Riedel, Masayuki As...