Sciweavers

1179 search results - page 77 / 236
» Relative Timing Based Verification of Timed Circuits and Sys...
Sort
View
151
Voted
ACSD
2006
IEEE
109views Hardware» more  ACSD 2006»
15 years 5 months ago
Synthesis of Synchronous Interfaces
Reuse of IP blocks has been advocated as a means to conquer the complexity of today's system-on-chip (SoC) designs. Component integration and verification in such systems is ...
Purandar Bhaduri, S. Ramesh
142
Voted
MEMICS
2010
14 years 10 months ago
Monitoring and Control of Temperature in Networks-on-Chip
Abstract. Increasing integration densities and the emergence of nanotechnology cause issues related to reliability and power consumption to become dominant factors for the design o...
Tim Wegner, Claas Cornelius, Andreas Tockhorn, Dir...
JCP
2006
91views more  JCP 2006»
15 years 3 months ago
The Matching Predicate and a Filtering Scheme Based on Matroids
Finding a maximum cardinality matching in a graph is a problem appearing in numerous settings. The problem asks for a set of edges of maximum cardinality, such that no two edges of...
Dimitris Magos, Ioannis Mourtos, Leonidas S. Pitso...
123
Voted
ISQED
2007
IEEE
106views Hardware» more  ISQED 2007»
15 years 10 months ago
Passive Modeling of Interconnects by Waveform Shaping
In this paper, we propose a new approach to enforcing the passivity of a reduced system of general passive linear time invariant circuits. Instead of making the reduced models pas...
Boyuan Yan, Pu Liu, Sheldon X.-D. Tan, Bruce McGau...
146
Voted
AAAI
1997
15 years 5 months ago
Case and Constraint-Based Apartment Construction Project Planning System: FASTrak-APT
To effectively generate a fast and consistent apartment construction project network, Hyundai and KAIST have developed a case and constraint based project planning expert system f...
Kyoung Jun Lee, Hyun Woo Kim, Jae Kyu Lee, Tae Hwa...