Sciweavers

2291 search results - page 35 / 459
» Representational Reasoning and Verification
Sort
View
ICCAD
2002
IEEE
176views Hardware» more  ICCAD 2002»
14 years 4 months ago
High capacity and automatic functional extraction tool for industrial VLSI circuit designs
In this paper we present an advanced functional extraction tool for automatic generation of high-level RTL from switch-level circuit netlist representation. The tool is called FEV...
Sasha Novakovsky, Shy Shyman, Ziyad Hanna
POPL
2004
ACM
14 years 8 months ago
Symbolic transfer function-based approaches to certified compilation
We present a framework for the certification of compilation and of compiled programs. Our approach uses a symbolic transfer functions-based representation of programs, so as to ch...
Xavier Rival
TVCG
2010
139views more  TVCG 2010»
13 years 6 months ago
Mental Models, Visual Reasoning and Interaction in Information Visualization: A Top-down Perspective
—Although previous research has suggested that examining the interplay between internal and external representations can benefit our understanding of the role of information vis...
Zhicheng Liu, John T. Stasko
FC
2010
Springer
169views Cryptology» more  FC 2010»
13 years 11 months ago
A Formal Approach for Automated Reasoning about Off-Line and Undetectable On-Line Guessing
Abstract. Starting from algebraic properties that enable guessing lowentropy secrets, we formalize guessing rules for symbolic verification. The rules are suited for both off-line ...
Bogdan Groza, Marius Minea
ENTCS
2008
94views more  ENTCS 2008»
13 years 7 months ago
A Formal Model of Memory Peculiarities for the Verification of Low-Level Operating-System Code
This paper presents our solutions to some problems we encountered in an ongoing attempt to verify the micro-hypervisor currently developed within the Robin project. The problems t...
Hendrik Tews, Tjark Weber, Marcus Völp