Sciweavers

66 search results - page 6 / 14
» Retargetable compilation for low power
Sort
View
ICASSP
2011
IEEE
13 years 1 months ago
Seam carving with rate-dependent seam path information
In this paper, we present a seam carving, which is a well-known content-aware image resizing method, with a constraint on bitrates for seam path information (SPI). The SPI corresp...
Yuichi Tanaka, Madoka Hasegawa, Shigeo Kato
COMPSAC
2009
IEEE
13 years 11 months ago
Modular Certification of Low-Level Intermediate Representation Programs
Modular certification of low-level intermediate representation (IR) programs is one of the key steps of proof-transforming compilation. The major challenges are lexity of abstract ...
Yuan Dong, Shengyuan Wang, Liwei Zhang, Ping Yang
EMSOFT
2005
Springer
14 years 3 months ago
A sink-n-hoist framework for leakage power reduction
Power leakage constitutes an increasing fraction of the total power consumption in modern semiconductor technologies. Recent research efforts have tried to integrate architecture...
Yi-Ping You, Chung-Wen Huang, Jenq Kuen Lee
SAMOS
2007
Springer
14 years 3 months ago
Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction
In this paper, we use the CoDeL hardware design platform to analyze the potential and performance impact of power gating individual registers. For each register, we examine the per...
Nainesh Agarwal, Nikitas J. Dimopoulos
SBCCI
2006
ACM
200views VLSI» more  SBCCI 2006»
14 years 3 months ago
REDEFIS: a system with a redefinable instruction set processor
The growing complexity and production cost of processor-based systems have imposed big constraints in SoC design of new systems. GPPs and ASICs are unable to fit the tight perform...
Victor M. Goulart Ferreira, Lovic Gauthier, Takayu...