Sciweavers

2778 search results - page 29 / 556
» Reuse Technique in Hardware Design
Sort
View
IUI
2006
ACM
14 years 3 months ago
Creating multiplatform user interfaces by annotation and adaptation
This paper presents our novel framework, which creates user interfaces (UIs) for a variety of devices by annotating and reusing an existing one originally designed for large devic...
Yun Ding, Heiner Litz
ICCAD
2007
IEEE
131views Hardware» more  ICCAD 2007»
14 years 6 months ago
Low-overhead design technique for calibration of maximum frequency at multiple operating points
— Determination of maximum operating frequencies (Fmax) during manufacturing test at different operating voltages is required to: (a) to ensure that, for a Dynamic Voltage and Fr...
Somnath Paul, Sivasubramaniam Krishnamurthy, Hamid...
CHARME
2001
Springer
98views Hardware» more  CHARME 2001»
14 years 2 months ago
Hardware Synthesis Using SAFL and Application to Processor Design
Abstract. We survey the work done so far in the FLaSH project (Functional Languages for Synthesising Hardware) in which the core ideas are (i) using a functional language SAFL to d...
Alan Mycroft, Richard Sharp
CASES
2004
ACM
14 years 3 months ago
Memory overflow protection for embedded systems using run-time checks, reuse and compression
Title of thesis: MEMORY OVERFLOW PROTECTION FOR EMBEDDED SYSTEMS USING RUN-TIME CHECKS, REUSE AND COMPRESSION Surupa Biswas, Master of Science, 2004 Thesis directed by: Assistant ...
Surupa Biswas, Matthew Simpson, Rajeev Barua
EUROPAR
2001
Springer
14 years 2 months ago
Execution Latency Reduction via Variable Latency Pipeline and Instruction Reuse
Operand bypass logic might be one of the critical structures for future microprocessors to achieve high clock speed. The delay of the logic imposes the execution time budget to be ...
Toshinori Sato, Itsujiro Arita