Sciweavers

552 search results - page 17 / 111
» Routing complexity of faulty networks
Sort
View
ITNG
2007
IEEE
14 years 2 months ago
On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture
In this paper, we present several enhanced network techniques which are appropriate for VLSI implementation and have reduced complexity, high throughput, and simple routing algori...
Jun Ho Bahn, Seung Eun Lee, Nader Bagherzadeh
ICECCS
1997
IEEE
97views Hardware» more  ICECCS 1997»
14 years 27 days ago
A Synthesis Method for Fault-tolerant and Flexible Multipath Routing Protocols
Design of practical routing protocols is complex and dificult due to complicated requirements of faulttolerance and flexibility. The protocol is defined to be fault-tolerant if me...
Yutaka Hatanaka, Masahide Nakamura, Yoshiaki Kakud...
NOMS
2010
IEEE
228views Communications» more  NOMS 2010»
13 years 6 months ago
DA VINCI: A tool to improve VoIP call routing configurations
As IP telephony becomes a critical part of the enterprise network infrastructure, there is an increasing need for tools to help manage VoIP systems. In this paper, we introduce DA ...
Kunwadee Sripanidkulchai, Shu Tao, Zon-Yin Shae
ISCA
2009
IEEE
192views Hardware» more  ISCA 2009»
14 years 3 months ago
A case for bufferless routing in on-chip networks
Buffers in on-chip networks consume significant energy, occupy chip area, and increase design complexity. In this paper, we make a case for a new approach to designing on-chip in...
Thomas Moscibroda, Onur Mutlu
WDAG
2005
Springer
102views Algorithms» more  WDAG 2005»
14 years 2 months ago
Papillon: Greedy Routing in Rings
We study greedy routing over n nodes placed in a ring, with the distance between two nodes defined to be the clockwise or the absolute distance between them along the ring. Such ...
Ittai Abraham, Dahlia Malkhi, Gurmeet Singh Manku