Sciweavers

337 search results - page 24 / 68
» Run-Time Methods for Parallelizing Partially Parallel Loops
Sort
View
ISCAPDCS
2001
13 years 9 months ago
Branch Prediction of Conditional Nested Loops through an Address Queue
-Multi-dimensional applications, such as image processing and seismic analysis, usually require the optimized performance obtained from instruction-level parallelism. The critical ...
Zhigang Jin, Nelson L. Passos, Virgil Andronache
IPPS
2007
IEEE
14 years 1 months ago
Model and Methodology for the Synthesis of Heterogeneous and Partially Reconfigurable Systems
When reconfigurable devices are used in modern embedded systems and their capability to adapt to changing application requirements becomes an issue, comprehensive modeling and de...
Florian Dittmann, Marcelo Götz, Achim Rettber...
ICNS
2007
IEEE
14 years 1 months ago
Combination of Zero-Forcing Nulling and Fuzzy Parallel Multistage Detection for MIMO Systems
We propose zero-forcing (ZF) nulling followed by fuzzy parallel multistage detection for multi-input multi-output system. The parallel detector consists of two or more stages, the...
Tseng Shu-Ming, Yu Hung-Chieh, Huang Yao-Min
HPCC
2009
Springer
14 years 4 days ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...
LSSC
2007
Springer
14 years 1 months ago
Parallel Implementation of LQG Balanced Truncation for Large-Scale Systems
Model reduction of large-scale linear time-invariant systems is an ubiquitous task in control and simulation of complex dynamical processes. We discuss how LQG balanced truncation ...
José M. Badía, Peter Benner, Rafael ...