Sciweavers

314 search results - page 4 / 63
» Sanity Checks in Formal Verification
Sort
View
TCAD
2002
121views more  TCAD 2002»
13 years 9 months ago
Robust Boolean reasoning for equivalence checking and functional property verification
Many tasks in CAD, such as equivalence checking, property checking, logic synthesis, and false paths analysis require efficient Boolean reasoning for problems derived from circuits...
Andreas Kuehlmann, Viresh Paruthi, Florian Krohm, ...
MJ
2006
102views more  MJ 2006»
13 years 9 months ago
Hybrid verification integrating HOL theorem proving with MDG model checking
In this paper, we describe a hybrid tool for hardware formal verification that links the HOL (higher-order logic) theorem prover and (multiway decision graphs) model checker. Our ...
Rabeb Mizouni, Sofiène Tahar, Paul Curzon
FMCAD
2000
Springer
14 years 1 months ago
Do You Trust Your Model Checker?
Abstract. In this paper we describe the formal specification and verification of the efficient algorithm for real-time model checking implemented in the model checker RAVEN. It was...
Wolfgang Reif, Jürgen Ruf, Gerhard Schellhorn...
IJCAI
2003
13 years 11 months ago
Formal Verification of Diagnosability via Symbolic Model Checking
This paper addresses the formal verification of diagnosis systems. We tackle the problem of diagnosability: given a partially observable dynamic system, and a diagnosis system obs...
Alessandro Cimatti, Charles Pecheur, Roberto Cavad...
AINA
2004
IEEE
14 years 1 months ago
Formal Verification of PAP and EAP-MD5 Protocols in Wireless Networks: FDR Model Checking
IEEE 802.1x and authentication server based security protocols are mainly used for enhancing security of wireless networks. In this paper, we specify PAP and EAP-MD5 based securit...
Il-Gon Kim, Jin-Young Choi