Sciweavers

212 search results - page 13 / 43
» Scalable Hardware Architecture for Real-Time Dynamic Program...
Sort
View
WWW
2011
ACM
13 years 2 months ago
Towards liquid service oriented architectures
The advent of Cloud computing platforms, and the growing pervasiveness of Multicore processor architectures have revealed the inadequateness of traditional programming models base...
Daniele Bonetta, Cesare Pautasso
DATE
2010
IEEE
148views Hardware» more  DATE 2010»
14 years 14 days ago
Scalable stochastic processors
Abstract—Future microprocessors increasingly rely on an unreliable CMOS fabric due to aggressive scaling of voltage and frequency, and shrinking design margins. Fortunately, many...
Sriram Narayanan, John Sartori, Rakesh Kumar, Doug...
IPPS
1994
IEEE
13 years 11 months ago
Parallel Evaluation of a Parallel Architecture by Means of Calibrated Emulation
A parallel transputer-based emulator has been developed to evaluate the DDM--ahighlyparallel virtual shared memory architecture. The emulator provides performance results of a har...
Henk L. Muller, Paul W. A. Stallard, David H. D. W...
KES
2008
Springer
13 years 7 months ago
The PERPLEXUS bio-inspired hardware platform: A flexible and modular approach
This paper introduces the Perplexus hardware platform, a scalable computing substrate made of custom reconfigurable devices endowed with bio-inspired capabilities. This platform w...
Andres Upegui, Yann Thoma, Eduardo Sanchez, Andr&e...
ASPLOS
2008
ACM
13 years 9 months ago
SoftSig: software-exposed hardware signatures for code analysis and optimization
Many code analysis techniques for optimization, debugging, or parallelization need to perform runtime disambiguation of sets of addresses. Such operations can be supported efficie...
James Tuck, Wonsun Ahn, Luis Ceze, Josep Torrellas