Sciweavers

2020 search results - page 79 / 404
» Scalable Instruction-Level Parallelism.
Sort
View
ISCA
1998
IEEE
108views Hardware» more  ISCA 1998»
14 years 2 months ago
Pipeline Gating: Speculation Control for Energy Reduction
Branch prediction has enabled microprocessors to increase instruction level parallelism (ILP) by allowing programs to speculatively execute beyond control boundaries. Although spe...
Srilatha Manne, Artur Klauser, Dirk Grunwald
JPDC
2000
141views more  JPDC 2000»
13 years 9 months ago
A System for Evaluating Performance and Cost of SIMD Array Designs
: SIMD arrays are likely to become increasingly important as coprocessors in domain specific systems as architects continue to leverage RAM technology in their design. The problem ...
Martin C. Herbordt, Jade Cravy, Renoy Sam, Owais K...
PPL
2011
13 years 27 days ago
Mpi on millions of Cores
Petascale parallel computers with more than a million processing cores are expected to be available in a couple of years. Although MPI is the dominant programming interface today ...
Pavan Balaji, Darius Buntinas, David Goodell, Will...
ICPADS
1997
IEEE
14 years 2 months ago
Efficient Algorithms for Prefix and General Prefix Computations on Distributed Shared Memory Systems with Applications
The paper presents eficient scalable algorithms for performing Prefix (PC) and General Prefix (GPC) Computations on a Distributed Shared Memory ( D S M ) system with applications....
V. Kamakoti, N. Balakrishnan
CCGRID
2005
IEEE
14 years 3 months ago
Distributed market broker architecture for resource aggregation in grid computing environments
In order to allow every user to extract aggregated computational power from idle PCs in the Internet, we propose a distributed architecture to achieve a market based resource shar...
Morihiko Tamai, Naoki Shibata, Keiichi Yasumoto, M...