656 search results - page 92 / 132 » Scalable Parallel Matrix Multiplication on Distributed Memor... |
ICDCS
2010
IEEE
13 years 7 months ago
2010
IEEE
—Networks based on Ethernet bridging scale poorly as bridges flood the entire network repeatedly, and several schemes have been proposed to mitigate this flooding problem; howe...
ISCA
1997
IEEE
14 years 27 days ago
1997
IEEE
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
IEEEPACT
2003
IEEE
14 years 2 months ago
2003
IEEE
We investigate the implementation of IP look-up for core routers using multiple microengines and a tailored memory hierarchy. The main architectural concerns are limiting the numb...
JAVA
2001
Springer
14 years 1 months ago
2001
Springer
Rapid commoditization of advanced hardware and progress of networking technology is now making wide area high-performance computing a.k.a. the ‘Grid’ Computing a reality. Sinc...
ICS
1995
Tsinghua U.
14 years 7 days ago
1995
Tsinghua U.
Current data cache organizations fail to deliver high performance in scalar processors for many vector applications. There are two main reasons for this loss of performance: the u...