Memory Hierarchy Design for a Multiprocessor Look-up Engine

We investigate the implementation of IP look-up for core routers using multiple microengines and a tailored memory hierarchy. The main architectural concerns are limiting the number of and contention for memory accesses. Using a level compressed trie as an index, we show the impact of the main parameter, the root branching factor, on the memory capacity and number of memory accesses. Despite the lack of locality, we show how a cache can reduce the required memory capacity and limit the amount of expensive multibanking. Results of simulation experiments using contemporary routing tables show that the architecture scales well, at least up to 16 processors, and that the presence of a small on-chip cache increases throughput significantly, up to 65% over an architecture with the same number of processors but without a cache, all while reducing the amount of required off-chip memory.

• Type: Conference
• Year: 2003
• Where: IEEEPACT
• Authors: Jean-Loup Baer, Douglas Low, Patrick Crowley, Neal Sidhwaney
• Keywords: Hardware, IEEEPACT 2003, Memory Accesses, Memory Capacity, Tailored Memory Hierarchy