Sciweavers

2057 search results - page 188 / 412
» Scalable and Structured Scheduling
Sort
View
IPPS
2003
IEEE
14 years 1 months ago
Extending OpenMP to Support Slipstream Execution Mode
OpenMP has emerged as a widely accepted standard for writing shared memory programs. Hardware-specific extensions such as data placement are usually needed to improve the scalabi...
Khaled Z. Ibrahim, Gregory T. Byrd
CAV
2010
Springer
239views Hardware» more  CAV 2010»
13 years 10 months ago
Universal Causality Graphs: A Precise Happens-Before Model for Detecting Bugs in Concurrent Programs
Triggering errors in concurrent programs is a notoriously difficult task. A key reason for this is the behavioral complexity resulting from the large number of interleavings of op...
Vineet Kahlon, Chao Wang
FPL
2007
Springer
126views Hardware» more  FPL 2007»
14 years 2 months ago
A Time-Triggered Network-on-Chip
In this paper we propose a time-triggered network-onchip (NoC) for on-chip real-time systems. The NoC provides time predictable on- and off-chip communication, a mandatory feature...
Martin Schoeberl
FPL
2011
Springer
233views Hardware» more  FPL 2011»
12 years 7 months ago
Compact CLEFIA Implementation on FPGAS
In this paper two compact hardware structures for the computation of the CLEFIA encryption algorithm are presented. One structure based on the existing state of the art and a nove...
Paulo Proenca, Ricardo Chaves
IPPS
2009
IEEE
14 years 2 months ago
Dynamic high-level scripting in parallel applications
Parallel applications typically run in batch mode, sometimes after long waits in a scheduler queue. In some situations, it would be desirable to interactively add new functionalit...
Filippo Gioachin, Laxmikant V. Kalé