Sciweavers

2057 search results - page 317 / 412
» Scalable and Structured Scheduling
Sort
View
129
Voted
CGF
2010
105views more  CGF 2010»
15 years 3 months ago
Streaming-Enabled Parallel Dataflow Architecture for Multicore Systems
We propose a new framework design for exploiting multi-core architectures in the context of visualization dataflow systems. Recent hardware advancements have greatly increased the...
Huy T. Vo, Daniel K. Osmari, Brian Summa, Jo&atild...
CONCURRENCY
2006
140views more  CONCURRENCY 2006»
15 years 3 months ago
An efficient memory operations optimization technique for vector loops on Itanium 2 processors
To keep up with a large degree of instruction level parallelism (ILP), the Itanium 2 cache systems use a complex organization scheme: load/store queues, banking and interleaving. ...
William Jalby, Christophe Lemuet, Sid Ahmed Ali To...
IJNSEC
2008
106views more  IJNSEC 2008»
15 years 3 months ago
Parallel Hardware Architectures for the Cryptographic Tate Pairing
Identity-based cryptography uses pairing functions,which are sophisticated bilinear maps defined on elliptic curves.Computing pairings efficiently in software is presently a relev...
Guido Marco Bertoni, Luca Breveglieri, Pasqualina ...
133
Voted
IJWIS
2008
150views more  IJWIS 2008»
15 years 3 months ago
COTS-based software product line development
ed Abstract: Purpose of this paper Software Product Line (SPL) is at the forefront among the techniques for reducing costs, decreasing schedule time, and ensuring commonality of fe...
Luiz Fernando Capretz, Faheem Ahmed, Shereef Al-Ma...
IJCIS
2006
161views more  IJCIS 2006»
15 years 3 months ago
Poseidon: a Framework to Assist Web Process Design Based on Business Cases
Systems and infrastructures are currently being developed to support Web services and Web processes. One prominent solution to manage and coordinate Web services is the use of wor...
Jorge Cardoso