Sciweavers

433 search results - page 81 / 87
» Scale in Chip Interconnect requires Network Technology
Sort
View
IMC
2004
ACM
14 years 25 days ago
A pragmatic approach to dealing with high-variability in network measurements
The Internet is teeming with high variability phenomena, from measured IP flow sizes to aspects of inferred router-level connectivity, but there still exists considerable debate ...
Walter Willinger, David Alderson, Lun Li
DATE
2010
IEEE
149views Hardware» more  DATE 2010»
14 years 15 days ago
Integrated end-to-end timing analysis of networked AUTOSAR-compliant systems
—As Electronic Control Units (ECUs) and embedded software functions within an automobile keep increasing in number, the scale and complexity of automotive embedded systems is gro...
Karthik Lakshmanan, Gaurav Bhatia, Ragunathan Rajk...
ICC
2007
IEEE
138views Communications» more  ICC 2007»
14 years 1 months ago
Scalable Router Memory Architecture Based on Inter-leaved DRAM: Analysis and Numerical Studies
1  Routers need buffers to store and forward packets, especially when there is network congestion. With current memory technology, neither the SRAM nor the DRAM alone is suitabl...
Feng Wang, Mounir Hamdi
HT
1998
ACM
13 years 11 months ago
From Latent Semantics to Spatial Hypertext - An Integrated Approach
In this paper, we introduce an integrated approach to the development of spatial hypertext. This approach brings together several theories and techniques concerning semantic struc...
Chaomei Chen, Mary Czerwinski
MASS
2010
140views Communications» more  MASS 2010»
13 years 5 months ago
InterMR: Inter-MANET routing in heterogeneous MANETs
The advancements of diverse radio technologies and emerging applications have spawned increasing heterogeneity in mobile ad hoc networks (MANETs). But the collaborative nature of c...
Seung-Hoon Lee, Starsky H. Y. Wong, Chi-Kin Chau, ...