Sciweavers

860 search results - page 98 / 172
» Scaling Up Software Architecture Evaluation Processes
Sort
View
IPPS
2010
IEEE
13 years 5 months ago
A lock-free, cache-efficient multi-core synchronization mechanism for line-rate network traffic monitoring
Line-rate data traffic monitoring in high-speed networks is essential for network management. To satisfy the line-rate requirement, one can leverage multi-core architectures to par...
Patrick P. C. Lee, Tian Bu, Girish P. Chandranmeno...
IPOM
2005
Springer
14 years 1 months ago
Discovering Topologies at Router Level
—Measurement and monitoring of network topologies are essential tasks in current network scenarios. Indeed, due to their utility in planning, management, security, and reliabilit...
Donato Emma, Antonio Pescapè, Giorgio Ventr...
GLOBECOM
2007
IEEE
14 years 2 months ago
Discovering Topologies at Router Level: Part II
—Measurement and monitoring of network topologies are essential tasks in current network scenarios. Indeed, due to their utility in planning, management, security, and reliabilit...
Alessio Botta, Walter de Donato, Antonio Pescap&eg...
EUROPAR
2010
Springer
13 years 9 months ago
Transactional Mutex Locks
Mutual exclusion locks limit concurrency but offer low latency. Software transactional memory (STM) typically has higher latency, but scales well. In this paper we propose transac...
Luke Dalessandro, David Dice, Michael L. Scott, Ni...
DAC
2001
ACM
14 years 8 months ago
Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems
This paper addresses battery-aware static scheduling in batterypowered distributed real-time embedded systems. As suggested by previous work, reducing the discharge current level ...
Jiong Luo, Niraj K. Jha