Sciweavers

1263 search results - page 174 / 253
» Scatter-Add in Data Parallel Architectures
Sort
View
ISCA
2008
IEEE
148views Hardware» more  ISCA 2008»
14 years 3 months ago
Atomic Vector Operations on Chip Multiprocessors
The current trend is for processors to deliver dramatic improvements in parallel performance while only modestly improving serial performance. Parallel performance is harvested th...
Sanjeev Kumar, Daehyun Kim, Mikhail Smelyanskiy, Y...
IPPS
2008
IEEE
14 years 3 months ago
Early experience with out-of-core applications on the Cray XMT
This paper describes our early experiences with a preproduction Cray XMT system that implements a scalable shared memory architecture with hardware support for multithreading. Unl...
Daniel G. Chavarría-Miranda, Andrès ...
VLDB
1998
ACM
102views Database» more  VLDB 1998»
14 years 1 months ago
A Database System for Real-Time Event Aggregation in Telecommunication
Telecommunication networks process verylarge numbers of events in real time. In this environment, database applications demand both high throughput (at reasonable costs), and pred...
Jerry Baulier, Stephen Blott, Henry F. Korth, Abra...
ISCA
1997
IEEE
120views Hardware» more  ISCA 1997»
14 years 1 months ago
Run-Time Adaptive Cache Hierarchy Management via Reference Analysis
Improvements in main memory speeds have not kept pace with increasing processor clock frequency and improved exploitation of instruction-level parallelism. Consequently, the gap b...
Teresa L. Johnson, Wen-mei W. Hwu
SIGGRAPH
1994
ACM
14 years 1 months ago
IRIS performer: a high performance multiprocessing toolkit for real-time 3D graphics
This paper describes the design and implementation of IRIS Performer, a toolkit for visual simulation, virtual reality, and other real-time 3D graphics applications. The principal...
John Rohlf, James Helman