Sciweavers

125 search results - page 17 / 25
» Scheduling FFT computation on SMP and multicore systems
Sort
View
ASPLOS
2009
ACM
14 years 8 months ago
Mixed-mode multicore reliability
Future processors are expected to observe increasing rates of hardware faults. Using Dual-Modular Redundancy (DMR), two cores of a multicore can be loosely coupled to redundantly ...
Philip M. Wells, Koushik Chakraborty, Gurindar S. ...
ECRTS
2009
IEEE
13 years 5 months ago
Reader-Writer Synchronization for Shared-Memory Multiprocessor Real-Time Systems
Reader preference, writer preference, and task-fair readerwriter locks are shown to cause undue blocking in multiprocessor real-time systems. A new phase-fair reader-writer lock i...
Björn B. Brandenburg, James H. Anderson
DATE
2011
IEEE
235views Hardware» more  DATE 2011»
12 years 11 months ago
An Overview of Approaches Towards the Timing Analysability of Parallel Architecture
In order to meet performance/low energy/integration requirements, parallel architectures (multithreaded cores and multi-cores) are more and more considered in the design of embedd...
Christine Rochange
EENERGY
2010
13 years 11 months ago
Event-driven processor power management
Energy-efficient computing as a research area has been receiving increasing attention in recent years due to rising energy costs and environmental awareness. In this paper, we pre...
Jan Hendrik Schönherr, Jan Richling, Matthias...
ASPDAC
2007
ACM
174views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems
Dynamic voltage scaling (DVS) circuits have been widely adopted in many computing systems to provide tradeoff between performance and power consumption. The effective use of energ...
Jian-Jia Chen, Chuan-Yue Yang, Tei-Wei Kuo, Chi-Sh...