Sciweavers

64 search results - page 5 / 13
» Scheduling of Conditional Process Graphs for the Synthesis o...
Sort
View
DATE
2003
IEEE
102views Hardware» more  DATE 2003»
14 years 23 days ago
Power Constrained High-Level Synthesis of Battery Powered Digital Systems
We present a high-level synthesis algorithm solving the combined scheduling, allocation and binding problem minimizing area under both latency and maximum power per clock-cycle co...
S. F. Nielsen, Jan Madsen
CODES
2006
IEEE
14 years 1 months ago
The pipeline decomposition tree: : an analysis tool for multiprocessor implementation of image processing applications
Modern embedded systems for image processing involve increasingly complex levels of functionality under real-time and resourcerelated constraints. As this complexity increases, th...
Dong-Ik Ko, Shuvra S. Bhattacharyya
RTCSA
2009
IEEE
14 years 2 months ago
Supporting Sporadic Pipelined Tasks with Early-Releasing in Soft Real-Time Multiprocessor Systems
Soft real-time sporadic multiprocessor task systems are considered that include processing pipelines. Conditions are presented for guaranteeing bounded deadline tardiness in such ...
Cong Liu, James H. Anderson
ECRTS
2009
IEEE
13 years 5 months ago
Supporting Pipelines in Soft Real-Time Multiprocessor Systems
In work on multiprocessor real-time systems, processing pipelines have received little attention. In this paper, soft real-time periodic task systems are considered that include s...
Cong Liu, James H. Anderson
WADS
2001
Springer
182views Algorithms» more  WADS 2001»
13 years 12 months ago
On the Complexity of Scheduling Conditional Real-Time Code
Abstract. Many real-time embedded systems involve a collection of independently executing event-driven code blocks, having hard real-time constraints. Portions of such codes when t...
Samarjit Chakraborty, Thomas Erlebach, Lothar Thie...