Sciweavers

1210 search results - page 193 / 242
» Secure Logic Synthesis
Sort
View
TCAD
2002
121views more  TCAD 2002»
13 years 10 months ago
Robust Boolean reasoning for equivalence checking and functional property verification
Many tasks in CAD, such as equivalence checking, property checking, logic synthesis, and false paths analysis require efficient Boolean reasoning for problems derived from circuits...
Andreas Kuehlmann, Viresh Paruthi, Florian Krohm, ...
ASPDAC
2010
ACM
112views Hardware» more  ASPDAC 2010»
13 years 9 months ago
Optimizing blocks in an SoC using symbolic code-statement reachability analysis
Abstract-- Optimizing blocks in a System-on-Chip (SoC) circuit is becoming more and more important nowadays due to the use of third-party Intellectual Properties (IPs) and reused d...
Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo
OOPSLA
2007
Springer
14 years 5 months ago
Tools for enforcing and inferring reference immutability in Java
Accidental mutation is a major source of difficult-to-detect errors in object-oriented programs. We have built tools that detect and prevent such errors. The tools include a java...
Telmo Luis Correa Jr., Jaime Quinonez, Michael D. ...
CAISE
2007
Springer
14 years 3 months ago
Specification and Verification of Authorization Policies for Web Services Composition
The management and maintenance of a large number of Web services is not easy and, in particular, needs appropriate authorization policies to be defined so as to realize reliable an...
Mohsen Rouached, Claude Godart
WICSA
2004
14 years 15 days ago
An Externalized Infrastructure for Self-Healing Systems
Software architecture descriptions can play a wide variety of roles in the software lifecycle, from requirements specification, to logical design, to implementation architectures....
David S. Wile, Alexander Egyed