Sciweavers

1210 search results - page 52 / 242
» Secure Logic Synthesis
Sort
View
OOPSLA
2010
Springer
13 years 8 months ago
Modular logic metaprogramming
In logic metaprogramming, programs are not stored as plain textfiles but rather derived from a deductive database. While the benefits of this approach for metaprogramming are ob...
Karl Klose, Klaus Ostermann
CDES
2009
87views Hardware» more  CDES 2009»
13 years 11 months ago
Delay-Insensitive Ternary Logic
This paper develops a delay-insensitive (DI) digital design paradigm that utilizes ternary logic as an alternative to dual-rail logic for encoding the DATA and NULL states. This ne...
Ravi Sankar Parameswaran Nair, Scott C. Smith, Jia...
FCCM
2004
IEEE
133views VLSI» more  FCCM 2004»
14 years 1 months ago
A Methodology for Synthesis of Efficient Intrusion Detection Systems on FPGAs
Intrusion detection for network security is a computation intensive application demanding high system performance. System level design, a relatively unexplored field in this area,...
Zachary K. Baker, Viktor K. Prasanna
ICCAD
2007
IEEE
139views Hardware» more  ICCAD 2007»
14 years 4 months ago
Using functional independence conditions to optimize the performance of latency-insensitive systems
—In latency-insensitive design shell modules are used to encapsulate system components (pearls) in order to interface them with the given latency-insensitive protocol and dynamic...
Cheng-Hong Li, Luca P. Carloni
FMCAD
2006
Springer
14 years 1 months ago
Optimizations for LTL Synthesis
We present an approach to automatic synthesis of specifications given in Linear Time Logic. The approach is based on a translation through universal co-B
Barbara Jobstmann, Roderick Bloem