1210 search results - page 52 / 242 » Secure Logic Synthesis |
113
Voted
OOPSLA
2010
Springer
15 years 1 months ago
2010
Springer
In logic metaprogramming, programs are not stored as plain textfiles but rather derived from a deductive database. While the benefits of this approach for metaprogramming are ob...
119
Voted
CDES
2009
15 years 3 months ago
2009
This paper develops a delay-insensitive (DI) digital design paradigm that utilizes ternary logic as an alternative to dual-rail logic for encoding the DATA and NULL states. This ne...
128
Voted
FCCM
2004
IEEE
15 years 6 months ago
2004
IEEE
Intrusion detection for network security is a computation intensive application demanding high system performance. System level design, a relatively unexplored field in this area,...
119
click to vote
ICCAD
2007
IEEE
15 years 9 months ago
2007
IEEE
—In latency-insensitive design shell modules are used to encapsulate system components (pearls) in order to interface them with the given latency-insensitive protocol and dynamic...
102
Voted
FMCAD
2006
Springer
15 years 6 months ago
2006
Springer
We present an approach to automatic synthesis of specifications given in Linear Time Logic. The approach is based on a translation through universal co-B