Sciweavers

56 search results - page 4 / 12
» Selecting Computer Architectures by Means of Control-Flow-Gr...
Sort
View
IPPS
2006
IEEE
14 years 1 months ago
Selecting the tile shape to reduce the total communication volume
In this paper we revisit the tile-shape selection problem, that has been extensively discussed in bibliography. An efficient approach is proposed for the selection of a suitable t...
Nikolaos Drosinos, Georgios I. Goumas, Nectarios K...
HPCA
2009
IEEE
14 years 8 months ago
PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches
As the last-level on-chip caches in chip-multiprocessors increase in size, the physical locality of on-chip data becomes important for delivering high performance. The non-uniform...
Mainak Chaudhuri
IPPS
2008
IEEE
14 years 2 months ago
Reducing the run-time of MCMC programs by multithreading on SMP architectures
The increasing availability of multi-core and multiprocessor architectures provides new opportunities for improving the performance of many computer simulations. Markov Chain Mont...
Jonathan M. R. Byrd, Stephen A. Jarvis, A. H. Bhal...
ICC
2007
IEEE
208views Communications» more  ICC 2007»
14 years 2 months ago
A Low Complexity Image Quality Metric for Real-Time Open-Loop Transcoding Architectures
—In this paper, we present an original image quality metric for open-loop transcoding architectures based on frequency selective transmission. The proposed metric computes the no...
Charlène Goudemand, Marc Gazalet, Fran&cced...
SDM
2008
SIAM
165views Data Mining» more  SDM 2008»
13 years 9 months ago
On the Dangers of Cross-Validation. An Experimental Evaluation
Cross validation allows models to be tested using the full training set by means of repeated resampling; thus, maximizing the total number of points used for testing and potential...
R. Bharat Rao, Glenn Fung