Sciweavers

923 search results - page 95 / 185
» Shared Memory Performance Profiling
Sort
View
124
Voted
BMCBI
2005
104views more  BMCBI 2005»
15 years 2 months ago
A statistical approach for array CGH data analysis
Background: Microarray-CGH experiments are used to detect and map chromosomal imbalances, by hybridizing targets of genomic DNA from a test and a reference sample to sequences imm...
Franck Picard, Stéphane Robin, Marc Laviell...
120
Voted
CF
2010
ACM
15 years 7 months ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
90
Voted
ISCA
1998
IEEE
123views Hardware» more  ISCA 1998»
15 years 6 months ago
Weak Ordering - A New Definition
A memory model for a shared memory, multiprocessor commonly and often implicitly assumed by programmers is that of sequential consistency. This model guarantees that all memory ac...
Sarita V. Adve, Mark D. Hill
134
Voted
HIPC
2004
Springer
15 years 7 months ago
Lock-Free Parallel Algorithms: An Experimental Study
Abstract. Lock-free shared data structures in the setting of distributed computing have received a fair amount of attention. Major motivations of lock-free data structures include ...
Guojing Cong, David A. Bader
125
Voted
HPCA
2002
IEEE
16 years 2 months ago
Quantifying Load Stream Behavior
The increasing performance gap between processors and memory will force future architectures to devote significant resources towards removing and hiding memory latency. The two ma...
Suleyman Sair, Timothy Sherwood, Brad Calder