Sciweavers

943 search results - page 164 / 189
» Simulation based deadlock analysis for system level designs
Sort
View

Publication
448views
15 years 6 months ago
Congestion Control using Multilevel Explicit Congestion Notification
Congestion remains one of the main obstacles to the Quality of Service (QoS) on the Internet. We think that a good solution to Internet congestion should optimally combine congesti...
Arjan Durresi, Leonard Barolli, Raj Jain, Makoto T...
IPPS
2007
IEEE
14 years 1 months ago
Scalable Distributed Execution Environment for Large Data Visualization
To use heterogeneous and geographically distributed resources as a platform for parallel visualization is an intriguing topic of research. This is because of the immense potential...
Micah Beck, Huadong Liu, Jian Huang, Terry Moore
DATE
2006
IEEE
151views Hardware» more  DATE 2006»
14 years 1 months ago
40Gbps de-layered silicon protocol engine for TCP record
We present a de-layered protocol engine for termination of 40Gbps TCP connections using a reconfigurable FPGA silicon platform. This protocol engine is designed for a planned att...
H. Shrikumar
ASPDAC
2005
ACM
111views Hardware» more  ASPDAC 2005»
13 years 9 months ago
Wave-pipelined on-chip global interconnect
— A novel wave-pipelined global interconnect system is developed for reliable, high throughput, on-chip data communication. We argue that because there is only a single signal pr...
Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen
BMCBI
2008
153views more  BMCBI 2008»
13 years 7 months ago
Estimating the size of the solution space of metabolic networks
Background: Cellular metabolism is one of the most investigated system of biological interactions. While the topological nature of individual reactions and pathways in the network...
Alfredo Braunstein, Roberto Mulet, Andrea Pagnani